<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>NEWS on 先进通信集成电路</title>
    <link>http://localhost:1313/categories/news/</link>
    <description>Recent content in NEWS on 先进通信集成电路</description>
    <generator>Hugo</generator>
    <language>en</language>
    <lastBuildDate>Wed, 10 Dec 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/categories/news/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>ACE Group Achieves A New Milestone in High-Speed Interface Chips, Published in Top IC Journal JSSC</title>
      <link>http://localhost:1313/en/posts/newsace-group-achieves-a-new-milestone-in-high-speed-interface-chips-published-in-top-ic-journal-jssc/</link>
      <pubDate>Wed, 10 Dec 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/en/posts/newsace-group-achieves-a-new-milestone-in-high-speed-interface-chips-published-in-top-ic-journal-jssc/</guid>
      <description>&lt;p&gt;The ACE Research Group at Shanghai Jiao Tong University (SJTU) has achived another breadthrough in the research and development of high-performance phase-locked loop (PLL) chips. Their latest work has been published in the IEEE Journal of Solid-State Circuits (JSSC), a top-tier international journal in the field of integrated circuits (ICs), representing a significant advance in high-speed interface–related chip technologies.&lt;/p&gt;</description>
    </item>
    <item>
      <title>ACE Group Publishes Breakthrough Research on High-Speed Interface PLL Chips in IEEE JSSC</title>
      <link>http://localhost:1313/en/posts/newsace-group-publishes-breakthrough-research-on-high-speed-interface-pll-chips-in-ieee-jssc/</link>
      <pubDate>Fri, 10 Oct 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/en/posts/newsace-group-publishes-breakthrough-research-on-high-speed-interface-pll-chips-in-ieee-jssc/</guid>
      <description>&lt;p&gt;The ACE Research Group at Shanghai Jiao Tong University has achieved a major breakthrough in high-performance phase-locked loop (PLL) chips for high-speed interface applications. Their latest results have been published in the IEEE Journal of Solid-State Circuits (JSSC), marking the first time that Shanghai Jiao Tong University has featured research on high-speed interface PLL chips in this top-tier journal.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
